Abstract-In a Content Addressable Memory (CAM) architec ture, both the match-line (M L) sensing circuit and the priority encoder (PE) contribute significantly large delays during a com pare cycle. Meanwhile the priority encoder consumes significantly less energy when compared to the sensing circuits, i.e. rv 1 % of the overall energy consumption. Based on this observation, we propose the use of dual-supply voltages to trade-off the power and delay budget between the comparison and priority encoding circuits. In this work, the memory array and priority encoder is powered by a low and a high supply voltage, respectively. On top of this, a self-power-off M L sense amplifier is employed to reduce the voltage swing on the M L buses. Simulation results show a 76% dynamic power reduction as compared to the conventional design without sacrificing the overall speed.
I. INTRODUCTION
Content addressable memory (CAM) is widely used in applications where data is accessed by their contents rather than physical locations [1] . Since all words in the CAM are compared concurrently, CAM can return its output within one clock cycle and hence is faster than other hardware and software-based search systems. However, this advantage comes at a cost of high power consumption due to parallel charging and discharging of large capacitances associated with the ML and the search-line (SL) buses [1] . In the litera ture, several works have been proposed to reduce the power consumption on the M L buses. [2] introduced a segmented architecture where the M L in each CAM word is partitioned into segments and is selectively pre-charged. The partially charged M Ls are evaluated to determine the final comparison result by sharing the charges deposited in various parts of the partitioned segments. C. A. Zukowski et. al. and K. Pagiamtzis et. al. presented a similar selective pre-charge and pipe lined architecture [3] [4] . However, these techniques introduced speed penalty as well as increased circuit complexity . Another popular technique is to reduce the voltage swing on the M Ls. [6] and [5] utilized the current race concept to differentiate between the matched and unmatched words. A self-power-off scheme will terminate the current supply when the reference M L (dummy) reaches the threshold voltage of the sense amplifier.
In this paper, we further explore the use of the self-power off strategy and propose a dual-supply voltages scheme to effi ciently trade-off the power and delay budget between the two major components of a CAM device, namely, the comparison circuit (which is the memory array with associated M Ls) and priority encoding circuits. The comparison operation, i.e, the M L, is in fact the main contributor of the overall CAM power consumption, but it only contributes to part of the overall clock cycle time. On the other hand, the priority encoder consumes very little power while incurring almost the same delay when compared to its comparator counterpart. Based on this observation, we propose to power the memory array and priority encoder using a low and a high supply voltage, respectively. This leads to an extra delay of about 500 ps on M L buses but this is easily compensated by the now faster priority encoder due to the use of higher supply voltage. There fore, a 25%-30% saving in dynamic power consumption was achieved without any compromise in the overall clock speed. The rest of paper is organized as follows: section II introduces the system architecture and the operation principle of the self power-off scheme. Section III discusses the proposed timing and power budget scheme based on simulation result. Section IV presents the simulation results and additional performance analysis. Section V concludes the paper. Fig. 1 illustrates the proposed CAM architecture. It consists of row-based M L sense amplifiers, array of CAM cells and a priority encoder (P E). We use NOR-type CAM cell since it is preferred for high-speed applications. Each cell has the same number of transistors as the conventional NOR-type CAM and use the same M L structure. However, the "COMPARISON " unit, i.e transistors MI-M 4, and the "SRAM " unit, i.e the cross-coupled inverters, are powered by two separate metal rails, namely VDDML and VDDL. A row of CAM cells will share the VDDML rail which is in turn gated by a power device Px. The purpose of having transistor Px is to self turn-off the M L supply current after the comparison result is achieved. This function is implemented within the row-based sense amplifier, which consists of four transistors, a delay chain of two inverters, one NAND gate and a D-latch.
II. SYSTEM OVERVIEW
The operation principle is as follows. At the beginning of each cycle, the M L is first initialized to ground. At this time, EN is low, M7 and M9 are ON and the power transistor Px is OFF. After that, signal EN turns HIGH and initiates the COM PARE phase. When one or more mismatches happen in the CAM cells, the M L will be charged up. However, the charge up current will be cut off when M L reaches the threshold voltage of MS and in turn triggers signal CI and turns off transistor Px. Therefore M L is not fully charged to VDDL, but limited to some voltage slightly above the threshold voltage of MS. A clock signal (LaEN), produced
n-bit search word regist er (a) by a dummy row, is used to latch the M L comparison result and pass it to the priority encoder. Fig. 2 further illustrates the timing waveforms of a few important signals. The slope of the M Ls depends on the number of mismatches. When more mismatches happen (e.g. 64 or 128 in the simulation), the M L changes faster. Less number of mismatches (e.g. 1 in the simulation) will slow down the transition of the M L and result in a longer de lay. Once node Cl is triggered, it will automatically turn off the gated power transistor Px and hence preventing its corresponding M L from rising further, which in turn saves a significant amount of power. It is important to note that the delay of the COMPARE phase is constrained by the scenario of I-bit mismatch. In fact, the latch enable signal (LaEN) is generated from a dummy row that contains a 1-bit mismatch. Therefore upon arrival of LaEN, all the M L buses have completed the comparison process and are ready for sampling.
III. POWER AND SPEED BUDGETING
The CAM array and the priority encoder are respectively powered by VDDL and VDDH. As mentioned earlier, the purpose of introducing dual-supply voltages approach here is to trade-off the power and delay partitioning between the CAM array and the priority encoder for a reduced overall power consumption while maintaining the same speed.
In order to evaluate the contribution factor of each building block to the overall power and delay, we simulate the proposed system using a multi-threshold 65 nm CMOS process. When a single supply voltage (i.e, VDDL=VDDH= 1 V) is used, the M L delay is about 450 ps while that of the priority encoder is 890 ps, which is more than 60% of the overall delay. Meanwhile, 99% of the power is dissipated on the array. Based on this observation, we use a higher supply voltage to boost the speed of the priority encoder while a lower voltage to reduce the power consumption of the array. Fig. 4 reports the delay of 1K-input priority encoder at different supply voltages. To attain an even better delay margin, we propose to build the priority encoder using low threshold transistors. As shown in the simulation, the low-threshold priority encoder is about 25% faster than the standard-threshold priority encoder. At 1 V supply, the standard CMOS priority encoder has a delay of 890 ps while at 1.5V, the low-threshold CMOS priority encoder has a delay of only 320 ps. Careful engineering of the two supply voltage, VDDH and VDDL will therefore achieve an optimized timing budget at a lower power consumption. Fig. 5 intuitively summarizes the overall performance of the proposed design in comparison to the conventional implementation. The heights of the bars represent the energy consumption while their widths represent the corresponding delay. As shown in Fig. 5(a) , most of the energy dissipated by the conventional design is from the array while most of its delay caused by the priority encoder. With the use of the self-power-off scheme, the array power consumption is dramatically reduced by 67%. This is because the voltage swing on the M L buses is limited. The dual-supply voltages scheme further achieves another 25% reduction in the array power consumption at the cost of a slight increase in the priority encoder. The delay in the array is increased but eventually get compensated by the priority encoder, to maintain the same speed performance.
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IV. IM PLEMENTATION RESULTS AND DISCUSSIONS
A 1k-input priority encoder in conjunction with a 1k word x 128-bit CAM array was implemented using a multi threshold 65 nm CMOS process. The main design trade-off is the choice of the size of the power transistor. On one hand, the larger the transistor, the larger charge up current it can provide and hence the faster comparison speed. On the other hand, the larger current will leads to increased M L voltage swing and hence higher power consumption In addition to improved dynamic power efficiency, the proposed technique brings forth enhancement in yet another important design parameter, namely the static power consump tion due to leakage. As the technology scales down, leakage power consumption plays a significant role and hence it is important to reduce the leakage current on the M L buses. In the proposed design, the gated-power transistor Px provides a bottleneck effect to reduce the leakage. This together with the lowered supply voltage leads to a 34% reduction in the leakage power consumption. Table I reports the leakage current of different building blocks.
Since the supply voltage to CAM array is lowered, it is important to ensure that the SRAM cells are sufficiently robust against noise disturbances. Fig. 6(a) 
V. CONCLUSION
In this paper, we proposed a dual-supply voltages scheme coupled with an auto-power-off technique. By engineering the two supply voltages, one for the array and another for the priority encoder, a balanced timing budget was achieved at a lower power consumption. Simulation results show that the dynamic energy consumption is reduced by 76%. Additional advantage such as reduction in leakage power consumption is achieved. Table II 
